

Model Paper – II Examination-2016 BCA III

Advanced Computer Architecture

	ime: 3 Hrs.	MM:50		
The Question paper contains 40 multiple choice questions with four choices and student will have to pick the correct one (each carrying ½ mark).				
1.	The number of edges incident on a node is called:			
	(a) Node degree (c) Network degree	(b) Node diameter(d) Network diameter		
2.	Harold stone (1971) introduced special permutation function that was:			
	(a) Multicast (c) Broadcast	(b) Perfect Shuffle(d) Routing		
3.	Multi-processor, vector-supercomputer, and multi computer were appeared in:			
	(a) 1 _{st} generation	(b) 2nd generation		
	(c) 3 _{rd} generation	(d) 4th generation		
4.	Which is not valid architecture of a vector super computer?			
	(a) Register to register	(b) Memory to memory		
	(c) Both a and b are invalid	(d) None of the above		
5.	One nibble is equivalent to:			
	(a) 8 bits	(b) 4 bytes		
	(c) 8 bytes	(d) 4 bits		
6.	Instruction to be executed resides:			
	(a) Program counter	(b) Accumulator		
	(c) MBR	(d) Instruction Register		
7.	Two or more CPU's present in a computer system which share some or all of the memory called:			
	(a) Paralled	(b) Multipgramming		
	(c) Multi tasking	(d) Random File processing		
8.	Barrel shiffer is a:			
	(a) Static connection network	(b) Dynamic connection network		
	(c) Storage device	(d) Switching device		

Which is the valid vector access memory scheme?

9.

	(a) C-Access memory organization(c) Synchronous memory organization	(b) Asynchronous(d) D-Access memory organization		
10.	The full form of PRAM is:			
	(a) Parallel Random Access Machine(c) Powerful Random Access Memory	(b) Parallel Remote Access Machine(d) Partial Random Access Memory		
11.	is a process of moving blocks of inform (a) Memory swapping (c) Memory interleaving	ation between the levels of memory hierarchy: (b) Memory allocation (d) Memory scheduling		
12.	In binary tree network the bisection width would (a) 1 (c) N/2	l be: (b) 2 (d) {N/2} ²		
13.	 Pipelining is: (a) Programming technique (b) Decomposing of sequential process into sub operations (c) Hardware module (d) None 			
14.	In general vector processing is faster and	scalar processing: (b) Equally efficient to (d) None of the above		
15.	The memory connected to the common system to (a) Shared (c) Distributed	ous isby all processors. (b) Partitioned (d) None of the above		
16.	A typical system bus consists of approximately (a) 100 (c) 3	signals lines (b) 2 (d) None of the above		
17.	Which is not a valid data routing function? (a) Perfect shuffle and exchange (c) Multicast	(b) Permutation (d) Broadband		
18.	MAL stands for: (a) Minimal Average Latency (c) Maximum Allocation Latency	(b) Minimum Allocation Latency (d) Maximum Average Latency		
19.	computing is achieved through t synchronized by the same controller; (a) MIMD (c) Both a and b	he use of an array of processing elements (b) SIMD (d) None of the above		
20.	The speed of microcomputer measure in: (a) MIPS (c) Megahertz	(b) Picoseconds (d) Milihertz		
21.	The pipeline used for floating point operations is called:			

	(a) Arithmetic pipeline (c) Both (a) and (b)	(b) Instruction pipeline(d) None of the above		
22				
22.	Acan be be visualized as a collection of processing segments through which binary information flows:			
	(a) Memory	(b) I/O devices		
	(c) Processor	(d) Pipeline		
	(6) 110663301	(a) ripeline		
23.	A memory deices in which a bit is stored as a charge across the stray capacitance:			
	(a) SRAM	(b) EPROM		
	(c) DRAM	(d) Bubble Memory		
24.	The size of virtual memory depends on:			
	(a) The size of data bus	(b) The size of the main memory		
	(c) The size of the address bus	(d) None		
	(c) The size of the address sus	(a) None		
25.	Loosely coupled system are more efficient when the interaction between task is:			
	(a) Maximum	(b) Minimum		
	(c) Can not say	(d) None of the above		
26.	The memory used in a computer system is based on the following principle:			
	(a) Principle of parallel computing	(b) Principle of concurrent occur		
	(c) Principle of locality	(d) None		
27.	Processors that use multiphase clocks with a muck increase clock rate ranging from 100 to 500			
	MHz are:	0 0		
	(a) VLIW	(b) RISC		
	(c) Memory interleaving	(d) Super view		
28.	The time in cycles required between the issuing of two adjacent instruction is:			
20.	(a) Instruction issue rate	(b) Instruction pipeline cycle		
	(c) Instruction operations latency	(d) Instruction issue latency		
	(6,,	(4,		
29.	The main objective of scheduling evnets in a pipeline is:			
	(a) to obtain shortest latency between initiations without causing cohesion			
	(b) to obtain highest latency between initiations without causing collisions			
	(c) To obtain shortest latency between initiations without causing collisions			
	(d) All of the above			
30.	Memory interleaving is:			
	(a) Modular memory	(b) Virtual memory		
	(c) Shared memory	(d) Cache memory		
31.	VLIW stands for:			
	(a) Very Long Instruction Word	(b) Very Long Instruction Word		
	(c) Very Large Information Word	(d) None of the above		
32.	Flynn's classified parallel computers intocategories.			
JZ.	(a) 2	(b) 3		
	(a) 2 (c) 4	(d) 8		
	(C) T	(u) 0		

33.	Networking are controlled by a global clock.			
	(a) Asynchronous	(b) Synchronous		
	(c) Both (a) and (b)	(d) None of the above		
34.	Bootstrap is:			
	(a) A memory device	(b) a device to support the computer		
	(c) A startup correction technique	(d) an error correction technique		
35.	Multi-programming is:			
	(a) A technique to perform more than one task in memory			
	(b) Capability to keep more than one program			
	(c) A technique to perform paralel processin	98		
	(d) None of the above			
36.	The size of program is determined by:			
	(a) Clock rate	(b) Clock count		
	(c) Instruction execution	(d) Instruction count		
37.	The portion of the operating system kernel which handles the allocation and deallocation of main			
	memory to executing processes is called:			
	(a) Memory Swapper	(b) Memory Manager		
	(c) Process Swapper	(d) Process Manager		
38.	For inter PE data exchange network that is used be:			
	(a) Static	(b) Dynamic		
	(c) Either a or b	(d) None of the above		
39.	Three dimensions of locality property are:			
	(a) Temporal, parallel and sequential	(b) Temporal, spatial and sequential		
	(c) Spatial, parallel and sequential	(d) None of the above		
40.	consist of an address transfer followed by a block of I or more data to 1 or more			
	contiguous addresses:	(h) Dooleat data transfer		
	(a) Address only transfer (c) Evaluation cycle	(b) Packet data transfer (d) All of the above		
	(c) Evaluation cycle	(a) All of the above		
II)	Attempt any four questions out of the six. All	questions carry 7½ marks each.		
Q1.	Explain Omega Network and Crossbar Networ	k in detail.		
Q2.	Describe :			
	(i) Generations of electronic computers.	(ii) Elements of modern computer		
Q3.	Explain all the factors on which the performance of interconnected network depends. Discuss the			
	following dynamic connection networks.			
	(a) Digital buses			
	(b) Omega network			
Q4.	• • •	cache and virtual cache? Describe various block		

Q5. What do you understand with pipelining processor? Describe the arithmetic pipeline with the help

placement schemes of cache memory.

of example.

- Q6. (a) Discuss the terms data transfer bus (DTB) bus arbitration and control and Financial modules related to backplane bus.
 - (b) What do you mean by Backplane Bus system?